Abstract-An active pixel sensor (APS) with two-dimensional winner-take-all (WTA) detection is presented. This system-on-a-chip employs adaptive spatial filtering of the processed image, with bad pixel elimination and false alarm reduction in case of a missing object. The circuit has a unique ability of adaptive spatial filtering that allows removal of the background from the image, one stage before it is transferred to the WTA detection circuit. A test chip of a 64 64 array has been implemented in 0.5-m CMOS technology, has a 49% fill factor, is operated by a 3.3-V supply, and dissipates 36 mW at video rate. System architecture and operation are discussed and measurements from the prototype chip are presented.
I. INTRODUCTION
O NE of the advantages of active pixel sensor (APS) arrays is the possibility of fabrication in a commonly used CMOS process and integration of additional image processing procedures within [1] . This integration can assist in many scientific, commercial, and consumer applications, for instance, where spatial acquisition and tracking of the brightest object of interest is sought. The winner-take-all (WTA) function has an important role in this kind of system, where it selects and identifies the highest input that corresponds to the brightest pixel of the sensor and inhibits the others. The result is a high digital value assigned to the winner pixel and a low one to the others.
Many WTA circuit implementations have been proposed in the literature [2] - [13] . A good review of some of these basic circuits can be found in [2] . A current-mode MOS implementation of the WTA function was first introduced by Lazzaro [3] . Later, this circuit was modified by Starzyk and Fang [4] by improving the resolution and speed performance. In 1995, DeWeerth and Morris added distributed hysteresis using a resistive network [5] . At the same time, additional works on voltage-mode WTA circuits based on Lazzaro's work were presented [6] , [7] . In 1995, this circuit was modified with feedback and inhibition by Wilson [6] and later, in 1999, by Kalim and Wilson [7] . Another Manuscript received April 17, 2002; revised July 12, 2002 . This work was supported by the Israeli Ministry of Science. The review of this paper was arranged by Editor A. Theuwissen.
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Digital Object Identifier 10.1109/TED. 2002.807250 work was proposed by Donckers et al. [7] . Most of these circuits can be integrated with APS sensors. Some of them were designed especially for image processing, in which the inputs are not stationary [9] . Most of the works describe a one-dimensional (1-D), -element array of the WTA. A few [10] , [11] discuss two-dimensional (2-D) arrays. In [11] , the image processing circuitry is included in the pixel with payment in fill factor or pixel size and resolution. As mentioned above, the regular WTA circuit chooses a winner from a group of input signals. A number of problems can occur when the APS with the WTA selection system is used for object selection. The first one occurs when the object of interest disappears from the processed image. In this case, the WTA will compare the input voltages that represent intensity levels of the image background and the circuit will output the coordinates of some background pixel instead of the object of interest, thus enabling false alarm to occur. Hence, a necessity for background filtering and false alarm reduction exists. The second problem that can disrupt proper operation of the system is a bad pixel. Because of its high value, it can be selected as the winner regardless of other pixel values.
Several techniques for background filtering have been presented in the literature [12] , [13] . This filtering is based on techniques for replacing values of low image intensity levels with zero (thresholding). In [12] , the signal is compared against a globally set threshold, above which pixels qualify as object pixels. The disadvantage of this kind of filtering is that it is necessary to choose the value of this threshold in advance and in the case where the background is sufficiently bright (above the chosen threshold), the circuit will not be able to cope with the task. The worst case is if the object of interest disappears from the processed image and the background is bright.
In [13] , another technique for background filtering has been proposed. The filter circuit is connected between the APS outputs and the regular WTA circuit inputs. This filter solved most of the problems mentioned above, but still is not adaptive.
The system proposed in this paper is a 64 64 element APS array with 2-D WTA selection and a spatial adaptive filtering circuit, which allows adaptive background filtering and false alarm reduction in case of a missing object. The proposed system also allows bad pixel elimination.
Section II describes the system architecture that was implemented. The detailed circuits description is presented in Section III. Section IV describes the system performance, including simulation results and the test chip measurements. Section V concludes the paper. Fig. 1 shows the block diagram of the proposed system. There is no penalty in spatial resolution using our proposed architecture, since the processing is done at the periphery of the array.
II. SYSTEM ARCHITECTURE
The process of phototransduction in the APS is done row-by-row and performed in two phases: 1) the reset phase (a photodiode capacitor is charged to a high reset voltage) and 2) the signal phase (the capacitor is discharged after a constant integration time). In our proposal, the commonly used correlated double sampling (CDS) circuit which subtracts the signal pixel value from the reset one is performed on chip. The main goal of CDS is to eliminate fixed pattern noise (FPN). The dominant phenomenon of FPN is the random variation in the threshold voltage of the reset and pixel amplifier transistors, as well as the variation in the photodetector geometry and dark current. In addition, CDS should also eliminate the noise sources in the circuit. However, since we use here the traditional three-transistor (3T) APS pixel, kT/C noise is not eliminated.
The CDS output is high for a bright pixel and low for a dark one. The following stage is an adaptive background filtering of all pixels of which the CDS values are less than a threshold. This threshold corresponds to the average of outputs from all row sensors, with an addition of a small varying epsilon value. Only signals that passed the filter are transmitted to the WTA selection circuit. In the case of "no object" (only background exists), there are no signals that pass the filter, so "no object" output becomes high and false alarm reduction is achieved. The detailed description of the filtering technique is presented in Section III.
The next stage is the WTA selection done by a simple voltage mode WTA after [8] . The main factor for choosing this WTA circuit is its simplicity. Generally, any kind of voltage/current mode WTA can be integrated with this system [13] . The winner selection is done row by row, finding the winner of each row and storing its value into an analog memory (capacitor) and its address into the digital storage. If there are more than one input with the same high value, the WTA chooses the leftmost one, using a simple logic. The result is a column of analog pixel values of row winners with their column addresses. Then, amongst all row winners, a global winner is selected by an identical winner circuit. The 1-D winner selection array was designed to consist of eight identical blocks of eight-input WTA cells to achieve better resolution and reduce matching problems. The row winner value is stored in the analog memory that corresponds to the actual row, and its column address is stored in a corresponding digital memory (both analog and digital memories are placed in the row logic block, as seen in Fig. 1 ). In case of "no object" in the row, the value that is transmitted to the memory is zero. Following a full frame scan, the WTA function is activated on all 64 row winners (row WTA block in Fig. 1 ), the location of the global frame winner is found, and its analog value with the address are read out of the memory by an encoder (ENC block in Fig. 1 ).
This architecture enables enlargement of the proposed system to any size array without affecting the system properties.
III. CIRCUITS DESCRIPTION

A. Adaptive Spatial Filter
The principle scheme of the adaptive 1-D filter circuit is given in Fig. 2 . The inputs to the filter correspond to the CDS values and the "control" signals are output. As mentioned before, the circuit filters all pixels of which the CDS values are less than a threshold. This threshold corresponds to the average of outputs from all row sensors, with an addition of a small varying epsilon value. The "control" value is high in case of an object pixel and low if the pixel is a background one. The advantage of this newly proposed filtering is that this epsilon value is adaptive and not constant for different input vectors. The value of epsilon depends on the average current value-it increases when the average current decreases and decreases when the current increases. This results in a small epsilon value in case of high background and a high epsilon in case of a low one. This way, the filtering process is more sensitive when a high background is present and the object's input voltage is very close to the background. The epsilon value can be controlled manually by setting suitable and values (see Fig. 2 ). If the is zero and is VDD, then the epsilon value is zero and all currents of the circuit are equal to the average current of the inputs in an sized array. The nonzero epsilon value can be added to this average by increasing the value. The epsilon value can also be subtracted from the average by decreasing the value. Usually we are interested in a positive epsilon value, so is VDD. Note that the voltages to current converters have a pull configuration (the current direction is shown by arrows in Fig. 2) .
The adaptive functionality can be achieved by operation of transistor N in the linear region. With average current increase (reflecting background increase), Vgs of the transistors are increased too, which causes reduction of transistor N Vds voltage. The result is a fall in transistor N current and reduction of epsilon. Note that, if one wants to achieve a constant epsilon value, a stable current source that does not depend on Vsg of can be used instead of transistor N. Another simple option is to connect two parallel transistors instead of N: the first with a large W/L value operated in saturation and another with a small W/L operated in the linear region. This way, a constant epsilon can be achieved by cutting off the transistor, which is usually operated in the linear region and using only the saturation transistor or, instead, have an adaptive epsilon value by a linear region operating transistor and cutting off the other one.
In addition to this background filtering, the circuit enables "no object" notification. If the control values of all pixels are '0,' the "no object" output is high and the false alarm is reduced. It should be noticed that noise levels vary with the background level-e.g., shot noise is higher at a higher background. So the epsilon minimum value is limited in order to achieve proper operation of the "no object" function. The inputs to the WTA circuit depend on the filter control values-zero in the case of a background pixel and pixel intensity level in the case of an object one.
B. Bad Pixel Elimination
One problem that can disrupt proper operation of the system are bad pixels. A bad pixel can have a high value, so it can be selected as the winner regardless of other pixel values. In the proposed system bad pixels are disabled with a special "dark mode," in which a dark image is input. Fig. 3 shows the principle scheme of the bad pixel elimination mechanism.
The bad pixel elimination is realized in two stages. In the first one, the "dark mode" stage (the "dark_mode" signal is '1'), we process a dark image (very low background without object of interest). The circuit finds bad bright pixels using a regular WTA algorithm, as described before. The frame should be scanned (processed) times in order to find bad pixels. After each additional frame scanning, a new bad pixel is found and its address is stored in the memory (using X_addr and Y_addr buses in Fig. 3 ).
In the second stage (regular system operation), the "dark_mode" signal is '0,' In this stage, a real image is processed while ground values are transmitted to the filter and the WTA circuits instead of the "bad" pixels that were found in the "dark mode" stage.
In this regular system operation, the address of every processed row ("in_addr" in Fig. 3 ) is compared with the "Y_addr" stored in the memory. If their values are equal, the comparator will output '1' and the X_addr of the bad pixel of this row is transferred to the Dec6 64. In the array, the input bad pixel voltage is replaced with a ground value. This way all bad pixels values are replaced by ground. Thus, bad pixels stop being potential winners and cannot be chosen as winners.
Our prototype chip allows eliminating up to three bad pixels. Adding more logic can easily increase the number of bad pixels that the system can eliminate.
IV. PERFORMANCE AND TEST CHIP MEASUREMENTS
The proposed 64 64 APS array with the WTA selection was designed and fabricated in a 0.5-m, -well, three-metal, CMOS, HP technology process supported by MOSIS. The supply voltage is 3.3 V. The photograph of the test chip is shown in Fig. 4 . The test chip includes an APS array, row decoders, correlated double sampling (CDS) circuits, the adaptive spatial filter, eight identical eight-input voltage WTA circuits, logic, a global winner selection circuit, and bad pixel elimination block.
The test chip was designed in a way that enables modular testing of every functional block of the chip separately, as well as measurements of the whole chip. Two main sets of measurements and tests where applied on the test chip to determine its properties: 1) measurements of the main separate blocks: the APS with CDS, the adaptive filter, the eight-input WTA circuit and 2) measurements of the whole chip in order to check its functionality.
1) APS With CDS:
The layout of the single photodiode pixel is given in Fig. 5 .
As mentioned before, there is no penalty in spatial resolution using our architecture, as the processing is done at the periphery. The pixel size is m m and the fill factor is 49%. In order to reduce FPN, the CDS circuit was added in each column. 2) Adaptive Filter Measurements: Two main sets of measurements were carried out to determine the properties of the filter: 1) measurements with a low-level background and 2) measurements with a high-level background. The reason for these kinds of measurements is to check the ability of the circuit to filter background regardless of its level and to check the dependence of the value on the background one. Fig. 7(a) and 7(b) shows the filter response to low and high backgrounds, respectively.
In the first test, the average of the input voltages that represent a low background was 820 mV [represented by the horizontal line in Fig. 7(a) ]. One of the filter inputs ranged from 0 to 3.3 V-which represents the background in the case of a low value and the object in the case of a high value [this input is represented by the triangle line in Fig. 7(a) ]. The pulsed voltage in Fig. 7(a) is the filter control output (see Fig. 2 ) of the ranged input. It can be seen that it is low for V and high for V. This value represents the when V. Here, the value is 780 mV. As mentioned before, we can change the value for this input vector by changing the and control voltages. The same procedure was held for the high background case test. In this case, the average was 1.54 V and the value was measured to be 360 mV.
It can be seen that the filter response was as expected: a high epsilon value in the case of low background and low epsilon value in the high background case. higher epsilon value. On the other hand, the epsilon value decreases with background increase.
3) WTA Measurements: The eight-input voltage WTA circuit was tested as well. The enlargement of the WTA inputs number can cause potential matching problems and bad resolution. Therefore, as mentioned before, eight identical eight-input voltage WTA circuits were used. Fig. 9 shows the WTA response to the voltage ranges from 0 to 3.3 V, while the highest of the remaining inputs is fixed at 2.3 V. The WTA resolution is 40 mV. Fig. 10 shows the filter response to the different images.
1) Filter and False Alarm Reduction Function Measurements:
The column near every image shows the "no object" outputs per every row: white color corresponds to "1" in "no object" output and the black to "0." Fig. 10 (a) and 10(b) presents the same object of interest (the laser beam) with 2 different background levels: a high background in Fig. 10(a) and a low background in Fig. 9(b) . Because of the adaptive properties of the filter, the epsilon value is higher in the case of the low background in Fig. 10(b) , so the filtering is more aggressive and only very high values pass the filter. In the case of high background, the epsilon value is lower, and relatively lower voltage values can pass the filter. In this way, the filtering process is more sensitive when a high background is present and the object's input voltage is close to the background one. This means that there is more freedom in filtering when a low background is present. The result is that in the both cases the object of interest passes the filter, but in the case of a high background (small epsilon value) there are pixels of the background that succeeded in passing the filter, while in the low background case (high epsilon value) only the object pixels pass the filter. This effect can be seen in Fig. 10(a) and 10(b) , where the "no object outputs" flags show the number of rows which succeeded in passing the filter. As expected, Fig. 10 (a) has more "object" rows then Fig. 10(b) . Fig. 10 (c) and 10(d) examines the false alarm reduction for low and high backgrounds. It can be seen that, in both cases, the object of interest disappears from the processed image, thus no signal passes the filter. Therefore, the "no object" output is fixed on "1"-in this way, we can know that the object of interest disappears from the processed image and the false alarm is prevented.
2) The Global Winner Measurements: In order to examine the ability of the system to find the coordinates of the global winner, a focused laser beam was used as object of interest. Fig. 11(a) shows the processed image. Fig. 11(b) presents the winner as found by the system. As expected, it is the most upper left pixel in the first row of the object of interest. Table I summarizes the chip specifications. V. CONCLUSION System description, circuit design, simulations, and test chip measurements of a 64 64 element APS array with 2-D WTA selection, bad pixel elimination, and spatial adaptive filtering circuits which allows adaptive background filtering and false alarm reduction have been presented. The system can be easily enlarged to any size array. A prototype chip has been fabricated in a 0.5-m sub m HP process. It operates with a single 3.3-V supply and dissipates 36 mW at video rate. The circuit has a unique ability for adaptive spatial filtering that allows removal of the background from the image and false alarm reduction. The filter uses a "smart" computation circuit that allows us to achieve an adaptive epsilon value that depends on the background level. In the proposed system, bad pixels are disabled in a special "dark mode" in which a dark image is input. Adding logic can easily increase the number of the bad pixels that the system allows to eliminate.
The test chip was successfully tested, and measurements of all building blocks as well as the whole chip approved its functionality.
